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The DC content in single-bit domain is both undesirable and hard to remove. In this paper we propose a single-bit multiplierless
DC-blocker structure. The input is assumed to be sigma-delta modulated bitstream. This DC-blocker is designed using a delta
modulator topology with a sigma-delta modulator (SDM) embedded in its feedback path. Its performance is investigated in terms
of the overall signal-to-noise ratio, the effectiveness of DC removal, and the stability. The proposed structure is efficient for hard-
ware realisation.
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1. INTRODUCTION
Single-bit systems possess very attractive properties as com-
pared to their multi-bit counterparts. The single-bit imple-
mentation produces relatively higher performance and lower
hardware complexity. Several relevant previous works have
studied and proposed different single-bit structures (e.g., [1–
5]). Unfortunately, the design in the single-bit domain has
been suffering from two obstacles. First, there are still sev-
eral unresolved problems such as the adaptivity and sta-
bility [6]. Second, the design itself is not straightforward
as in multibit techniques. However, we do expect that, ul-
timately, these pitfalls would be tackled in no far future,
and the single-bit or at least the short word-length sig-
nal processing (DSP) systems would become very popular
[7].
A DC component can be introduced upon a DC-free
signal at various stages in the signal bitstream by analog-
to-digital conversion or by truncation in fixed-point sys-
tems. This DC bias is unwanted in DSP applications as it
reduces the dynamic range of the system and can drive the
system into saturation. Moreover, a DC-biased bitstream has
a highly undesired impact on the performance of the single-
bit system, as the DC content bears no information and en-
hances unwanted limit cycles (which may in turn affect sys-
tem stability).
In this paper, we propose an efficient single-bit DC-
blocker that contains no multi-bit multiplier and would be
very simple to be realised using direct hardware implemen-
tation or Field programmable gate arrays.
2. DESIGN AND ANALYSIS
A simple multi-bit DC-blocker can be seen in [8]. The
transfer function of a traditional infinite precision IIR DC-
blocking filter is
H(z) = 1− z
−1
1− ζz−1 . (1)
The DC cancellation is due to the transfer function hav-
ing zero at z = 1 (0Hz). The pole at z = 1 − ζ adjusts the
system bandwidth. Our objective is to design a structure that
eliminates the DC content which is encoded in single-bit for-
mat along with a time-varying input signal. The design of
single-bit systems is a nontrivial task. To characterise single-
bit systems, it is common to look at both the signal transfer
function (STF) and the noise transfer function (NTF) [3].
The STF describes how the modulator alters the original in-
put signal spectrum, and for the DC blocking application,
the STF must be a high-pass function. The NTF indicates
how effectively the modulator shapes noise spectrum away
from the band of interest [9]. The NTF is the main design
task which determines the amount of baseband noise shap-
ing performed by the modulator. In general, the NTF is de-
signed to be one of two types: either a pure Mth-order dif-
ferentiator, [NTF(z) = (1 − z−1)M] or a “nonmonotonic”
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Figure 1: The proposed DC-blocker.
transfer function which has poles in addition to zeros, that
is, NTF [NTF(z) = (z − 1)M/D(z)]. For either type, as the
orderM increases, more noise power moves to the unwanted
frequency bands, while noise in the wanted frequency bands
is reduced. Consequently, signal-to-quantisation-noise ratio
(SQNR) in the band of interest is increased [3].
Figure 1 shows the proposed single-bit DC-blocking
system. This structure is comprised basically of a delta-
modulator structure having a first-order sigma-delta modu-
lator embedded in its feedback loop.We denote the single-bit
input by x(n), the bitstream output by y(n), the input to the
signal path quantiser {P1(·)} by u(n), the feedback signal by
s(n), and the input to the feedback path quantiser {P2(·)} by
v(n). In this case y(n) and s(n) are given as follows:
y(n) =
⎧
⎨
⎩
+1 for u(n) ≥ 0,
−1 for u(n) < 0, (2)
s(n) =
⎧
⎨
⎩
+1 for u(n) ≥ 0,
−1 for u(n) < 0. (3)
We adopt the well-known linear system approximation
approach [10], in which the 1-bit quantisation process is rep-
resented by a unity-gain summing element, and the quan-
tisation noise is modelled as an additive, white, and signal-
independent noise source with variance σ2 = Δ2/12 (Δ rep-
resents the quantisation step-size). Let qy(n) and qs(n) repre-
sent the quantisation noise of the quantisers P1(·) and P2(·),
respectively. It is worth mentioning that the linear model ap-
proach is unable to explain many aspects of the SDM be-
haviour such as integrator spans, stability, limit cycles, and
chaos [11]. Nonetheless, the linear approach provides a good
approximation to the noise performance of 1-bit systems
[12].
Now the transfer function H(z) of the system shown
in Figure 1 can be represented as a linear combination of
the signal transfer function STF(z) and the noise transfer
function NTF(z), that is, H(z) = STF(z) + NTF(z). The z-
transform of the output Y(z) can be described as follows:
Y(z)=X(z) B(z)
D(z)
+Qs(z)
z−1
(
1− z−1)2
D(z)
+Qy(z)
B(z)
D(z)
, (4)
where
B(z) = (1− z−1)[1− (1− β)z−1],
D(z) = [1− (2− β)z−1 + (1− β + α)z−2] (5)
with α and β are gain parameters. From (4) we have STF(z) =
B(z)/D(z), whereas two separate noise-shaping functions are
in effect: NTFs(z) = z−1(1 − z−1)2/D(z) and NTFy(z) =
B(z)/D(z). These noise-shaping functions will high-pass fil-
ter the quantisation noise processes Qs and Qy , respectively.
In order to remove the DC content from the input bit-
stream, the STF of the system should operate as a high-pass
filter. Based on (4), Figure 2 depicts the theoretical frequency
response curves of STF(e jΩ) and NTFy(e jΩ).
It is obvious from (4) that the system function,Y(z), con-
tains two zeros z1,2 and two poles p1,2 as follows:
z1 = 1, z2 = 1− β, (6)
p1,2 = (1− 0.5β)∓
√
(1− 0.5β)2 − (1− β + α). (7)
The above poles will take real values for β ≥ 2√α and
form a conjugate pair when β < 2
√
α. The gain parameters
α and β play an important role in characterising the perfor-
mance of the DC-blocker through the control of pole-zero
locations. Accordingly, their combination will specify the sys-
tem bandwidth. However, it should be noted that for α = 0,
the two poles occupy the locations of the two zeros, and
hence cancel each other. For that α is the critical parameter in
this regard, as its value determines how much the poles and
zeros are separated.
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Figure 2: Signal and noise transfer functions, STF(e jΩ) and
NTFy(e jΩ), of the DC-blocker using first-order SDM with α =
0.0205 and β = 0.2705.
The performance of the proposed structure can be eval-
uated in terms of the overall signal-to-noise ratio (in the
band of interest) plus the signal-to-quantisation-noise ratio,
SNRov. From (4), SNRov can be calculated as [13, 14]
SNRov =
∫ ΩB
−ΩB
∣
∣
∣
∣
∣
X
(
e jΩ
)
STF
(
e jΩ
)
G
(
e jΩ
)
∣
∣
∣
∣
∣
2
dΩ, (8)
where ΩB ∈ (0,π) denotes the normalised desired signal
bandwidth (Ω = π corresponds to half the sampling rate,
Ωs) and G(e jΩ) is given by
G
(
e jΩ
)=Qy
(
e jΩ
)
NTFy
(
e jΩ
)
+Qs
(
e jΩ
)
NTFs
(
e jΩ
)
. (9)
Note that X(e jΩ) represents the input bitstream spec-
trum, assumed to contain quantisation noise as a result of
a previous SDM encoding process in addition to white Gaus-
sian noise.
3. SIMULATION ANDDISCUSSION
MATLAB is utilised to simulate the proposed structure. We
denote by SNRovi the overall input SNR. To meet the stan-
dard audio specifications, we suggest SNRovi = 20 dB. To as-
sess the performance of the DC-blocker, we define the pa-
rameter ρ = 10 log10(SNRovo / SNRovi), where SNRovo stands
for the output SNRov. The optimal values for the gain pa-
rameters α and β are specified in the sense of maximum at-
tainable SNRovo, that is, maximum ρ (or ρm). Figure 3 illus-
trates ρ as a function of the gain parameters α and β such
that both span the interval (0, 0.1] in a step-size of 2−10. Sim-
ulation shows that the optimum operating point ρm(αm,βm)
for the DC-blocker in Figure 1 occurs when αm = 0.0205 and
βm = 0.2705 such that maximum ρ equals about −1.51 dB.
The resolution of the multi-bit region in the DC-blocker is
assumed to be 10-bit in this simulation. The resolution can
be changed according to the application requirements.
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Figure 3: The ratio ρ = SNRovo / SNRovi (in dB) versus the gain
parameters α and β using 10-bit resolution.
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Figure 4: Block diagram of second-order sigma-delta modulator.
The degradation in SNRovo can be removed by replac-
ing the first-order SDM in the feedback path of the DC-
blocker with a higher-order one as shown in Figure 4. Figure
5 depicts the improvement in ρm when a second-order SDM
stage is embedded in the proposed structure. In this case
ρm = 3.6 dB for αm = 0.0127 and βm = 0.0508, where signif-
icant improvement in the performance is achieved over the
first-order SDM-based DC-blocker.
A comparison between the simulated frequency response
curves of the DC-blocker for first- and second-order SDM
stages for optimum ρ is depicted in Figure 6. The dashed ver-
tical lines indicate the desired signal band for OSR = 32.
In Figure 7, the input and output spectra of the DC-
blocker with second-order SDM are shown. It is evident that
the DC component in the input signal is removed. Moreover,
an improvement in the SNR of more than 2 dB is obtained.
The input is taken as ADC + A sin(ωot) + n(t), where ADC =
0.5, A = 0.5, ωo = 8192π rad/s (chosen to be in the audio
band), and n(t) is an additive white Gaussian noise (AWGN)
process. Hence, the input signal contains a DC component
that is twice in magnitude as the sinusoidal component. To
meet the minimum requirement for audio applications, the
4 EURASIP Journal on Advances in Signal Processing
0.10.080.060.040.020 α0
0.05
0.1
β
 35
 30
 25
 20
 15
 10
 5
0
5
ρ
(d
B
)
Figure 5: The ratio ρ versus the gain parameters α and β (10-bit
resolution) of the DC-blocker using a second-order SDM.
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Figure 6: Frequency response of the simulated DC-blocker: (solid)
using second-order SDM (αm = 0.0127, βm = 0.0508); (dotted)
using first-order SDM (αm = 0.0205, βm = 0.2705).
overall signal-to-noise ratio (SNRovi) is made as 20 dB. Dif-
ferent input types have also been used in this test, including
sawtooth, FM, and AM-FM signals. In all cases, the response
curves are comparable to those shown for the sinusoidal in-
put, as can be seen in Figure 8 for FM input.
From hardware implementation viewpoint, the proposed
DC-blocker is very simple, as it contains no multi-bit multi-
pliers. The gain parameters α and β can be realised using sim-
ple digital scalers. For FPGA implementation, these two gains
can be achieved by using twomultiplexers, each of themmul-
tiplexes two fixed multi-bit numbers (that represent α and -α
or β and -β), where the multiplexer output is dependent on
the quantiser output as shown in Figure 9.
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Figure 7: Input and output spectra of the DC-blocker (using a
second-order SDM) for a sinusoidal input.
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Figure 8: Input and output spectra of the DC-blocker (using a
second-order SDM) for an FM input.
4. STABILITY
The proposed structure is a linear system except for the
single-bit quantisers which are nonlinear elements. As men-
tioned earlier, using linear approximation is inadequate to
model this system accurately. However, the linear model does
reveal some valuable analytical results when using a low or-
der (≤ 2) SDM stage in the feedback loop. The stability prob-
lem would be complicated when using a third- (or higher-)
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stant.
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Figure 10: Root-locus of the proposed DC-blocker with β = 0.8.
order SDM, as these high-order topologies are prone to the
instability problem [15]. A detailed nonlinear stability anal-
ysis is beyond the scope of this paper, however, investigating
the root-locus of the system would be useful to approximate
its stability criteria.
Considering the system with first-order SDM as shown
in Figure 1 with zeros and poles as given by (6) and (7), the
parameter β determines the locations of one zero (z2) and
the two poles p1,2 (noting that for α = 0, zeros and poles
will cancel each other), while α controls the pole-zero sepa-
ration in each pole-zero pair. Figure 10 can be used to clar-
ify the root-locus behaviour of this system as follows when
β = 0.8. Starting with α = 0, each pole will occupy (can-
cel) a zero, that is, p1 = z1 = 1 and p2 = z2 = 1 − β.
The distance between these two initial poles is β. Let the mid
point between the two initial poles be represented by pc, then
pc = 0.5(p1+p2) = 1−0.5β. As α increases, the two poles will
travel horizontally in opposite directions on the real axis until
they meet at pc when α = (0.5β)2. The point pc will remain
as mid point between the two poles as they move. Further
increase in α beyond (0.5β)2 will drive the two poles to be a
complex conjugate pair tracing a vertical line centered at pc
(with the right pole moves upwards, while the other moves
downwards). The intersection points between the unit circle
and this vertical line will reveal the stability criteria of the
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Figure 11: Pole-zero plot of the DC-blocker with first-order SDM
at ρ = ρm using α = 0.0205 and β = 0.2705.
system. Denoting the real axis as μ and the imaginary axis as
ν, any intersection point satisfies the relation
ν =
√
β − β
2
4
. (10)
Moreover, the poles in equation (7) will give
∣
∣
∣
∣
∣
∣
∣
∣
(
1− β
2
)
∓
√
√
√
√
√
(
1− β
2
)2
− (1− β + α)
∣
∣
∣
∣
∣
∣
∣
∣
= 1. (11)
Now using (10) and (11), the following conditions for the
complex conjugate poles can be reached:
(
β
2
)2
< α < β < 2 (12)
while for real poles the following conditions are obtained:
α < min
{(
β
2
)2
,β
}
; β < 2 (13)
which can be reduced to
α <
(
β
2
)2
< 1. (14)
The poles will exit the unit circle circumference if α > β.
Figure 11 shows the pole-zero plot of the system shown
in Figure 1 at the optimum operating point ρ = ρm, with
α = 0.0205 and β = 0.2705. From an LTI system viewpoint,
this plot confirms that the designed DC-blocker is always sta-
ble. This is so because all poles are located within the unit cir-
cle in the z-domain. However, since our system is nonlinear,
this condition from linear analysis is considered sufficient for
stability but not necessary [16]. Simulation results confirm
this claim.
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5. CONCLUSION
A single-bit multiplierless DC-blocker is proposed. The
structure is comprised of a delta-modulator structure with
a sigma-delta modulating (SDM) stage in its feedback loop.
The proposed system is evaluated in terms of the overall SNR
and the magnitude of DC attenuation. It is shown that us-
ing a second-order SDM improves the overall system SNR as
compared to using a first-order one. However, using higher-
order SDM (> 2) would complicate the stability issue as
higher-order SDM topologies inherently suffer from insta-
bility problem. The role of the gain parameters is investigated
and optimal performance has been reached assuming 10-bit
resolution. Stability criteria have been derived. The system is
examined using different types of signals. The proposed DC-
blocker is very efficient for FPGA hardware realisation.
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